Honeywell's Docket No. H0003369 DIV (4960) Practitioner's Docket No. 100665.0053US2



PATENT

IN THE UNITED STATES PACE TRADEMARK OFFICE

In re application of: Jesse PEDIGO, et al.

Group No.:

1732

Application No.:

10/040,118

Examiner:

Not Yet Assigned
Off

Filed:

January 3, 2002

For:

Hole Filling Using an Etched Hole-Fill Stand-Off

Box DD Assistant Commissioner for Patents Washington, D.C. 20231

TRANSMITTAL OF INFORMATION DISCLOSURE STATEMENT WITHIN THREE MONTHS OF FILING OR BEFORE MAILING OF FIRST OFFICE ACTION (37 C.F.R. 1.97(b))

IDENTIFICATION OF TIME OF FILING THE ACCOMPANYING INFORMATION DISCLOSURE STATEMENT

The information disclosure statement submitted herewith is being filed within three months of the filing date of the application or date of entry into the national stage of an international application or before the mailing date of a first Office action on the merits, whichever event occurs last. 37 C.F.R. 1.97(b).

Respectfully submitted,

Date: April 11, 2002

By: David J. Zoetewey

Reg. No. 45,258

Attorneys for Applicant Rutan & Tucker, LLP 611 Anton Blvd., 14th Floor Costa Mesa, CA 92835

Tel: (714) 641-5100 Fax: (714) 546-9035

CERTIFICATE OF MAILING (37 C.F.R. 1.8(a))

I hereby certify that, on the date shown below, this correspondence is being deposited with the United States Postal Service with sufficient postage as First Class Mail, in an envelope addressed to the Assistant Commissioner for Patents, Washington, D.C.

Kristin I Azcona

Date: April 11, 2002

Honeywell's Docket No. H0003369 DIV (4960) Practitioner's Docket No. 100665.0053US2



IN THE UNITED STATE PATENT AND TRADEMARK OFFICE a WASHINGTON, D.C. 20231

In re application of: Jesse PEDIGO, et al.

Serial No: 10/040,118

Filed:

January 3, 2002

For:

Hole Filling Using an Etched Hole-

Fill Stand-Off

Group: 1732

THE CHILL Examiner: Not Yet Assigned

INFORMATION DISCLOSURE STATEMENT

Box DD **Assistant Commissioner of Patents** Washington, D.C. 20231

Sir:

In accordance with the duty of disclosure imposed by 37 C.F.R. § 1.56 to inform the United States Patent and Trademark Office of all references coming to the attention of the Applicant(s) or attorneys or agents for Applicant(s) which are or may be material to the examination of the subject application, attorneys for the Applicant(s) hereby invite the Examiner's attention to the references listed in the accompanying PTO Form 1449 entitled "List of References Cited".

This submission is understood to complement the results of the Examiner's own independent search. The submission of this Disclosure Statement should not be construed as a representation that a search was made, or that the cited items are inclusive of all relevant and material citations that may be available publicly.

Honeywell's Docket No. H0003369 DIV (4960) Practitioner's Docket No. 100665.0053US2

Applicant(s) respectfully request that the Examiner review the foregoing references, as set forth in the Form PTO-1449, and that they be made of record in the file history of the above-captioned application.

Respectfully submitted,

Rutan & Tucker, LLP

Dated: April 11, 2002

David J. Zoetewey

Reg. No. 45,258

Attorneys for Applicant(s) 611 Anton Blvd., 14th Floor Costa Mesa, CA 92626

Tel: 714-641-5100 Fax: 714-546-9035

ATTY. DOCKET NO. 100665.0053US2 LIST OF REFERENCES CITED BY APPLICANT APPLICANT (Use several sheets if necessary) esse Pedigo, et al. 12/20/01 U.S. PATENT DOCUMENTS *EXAMINER INITIAL DOCUMENT NUMBER DATE FILING DATE IF APPROPRIATE CLASS SUBCLASS Synchronous Demodulator Having Automatically 4,945,313 07/31/90 329 349 06/05/89 Tuned Band-Pass Filter 5,117,069 05/26/92 Circuit Board Fabrication 174 09/28/90 261 5,277,854 01/11/94 Methods and Apparatus for Making Grids from Fibers 264 86 06/06/91 Screen Printing Apparatus for Filling Through-Holes in 5,332,439 07/26/94 118 213 08/18/92 Circuit Board with Paste Anisotropic Interconnect Methodology for Cost 5,456,004 10/10/95 Effective Manufacture of High Density Printed Circuit 29 01/04/94 852 5,471,091 11/28/95 Techniques for Via Formation and Filling 257 752 08/26/91 5,532,516 07/02/96 Techniques for Via Formation and Filling 257 752 03/28/95 5,610,103 03/11/97 Ultrasonic Wave Assisted Contact Hole Filling 437 225 12/12/95 Method for Filling Vias in Ceramic Substrates with 5,707,575 01/13/98 264 104 07/28/94 Composite Metallic Paste 6,015,520 01/18/00 Method for Filling Holes in Printed Wiring Boards 104 05/15/97 264 Method of Making Films and Coatings Having 6,149,857 11/21/00 264 429 12/22/98 Anisotropic Conductive Pathways Therein Method of Forming an Assembly Board with Insulator 6,184,133 02/06/01 438 667 02/18/00 Filled Through Holes 6,261,501 07/17/01 Resin Sealing Method for a Semiconductor Device 264 01/22/99 272.15 FOREIGN PATENT DOCUMENTS TRANSLATION DOCUMENT NUMBER COUNTRY CLASS SUBCLASS OTHER REFERENCES (Including Author, Title, Date, Pertinent Pages, Etc.) **EXAMINER DATE CONSIDERED**